



Layer	Stack up	Supplier	Supplier Description	Type	εr	Impedance ID
1		Taiyo	SM/001	SolderMask	4.000	
		HI-Q Foil	HI-Q Foil	Copper		1
		ITEQ	Iteq IT 180A	Dielectric	3.550	
		ITEQ	Iteq IT 180A	Dielectric	3.550	
2						
3		ITEQ	CO/004	FR4	4.050	
						2, 3
		ITEQ	Iteq IT 180A	Dielectric	3.920	
		ITEQ	Iteq IT 180A	Dielectric	3.920	
4						
5		ITEQ	CO/004	FR4	4.050	
						4, 5
		ITEQ	Iteq IT 180A	Dielectric	3.920	
		ITEQ	Iteq IT 180A	Dielectric	3.550	
		ITEQ	Iteq IT 180A	Dielectric	3.920	
6						
7		ITEQ	CO/004	FR4	4.050	
						6, 7
		ITEQ	Iteq IT 180A	Dielectric	3.920	
		ITEQ	Iteq IT 180A	Dielectric	3.920	
8						
9		ITEQ	CO/004	FR4	4.050	
						8, 9
		ITEQ	Iteq IT 180A	Dielectric	3.550	
		ITEQ	Iteq IT 180A	Dielectric	3.550	
10		HI-Q Foil	HI-Q Foil	Copper		10
		Taiyo	SM/001	SolderMask	4.000	


Copper Thickness = 13.622 | Dielectric Thickness = 49.047 | Solder Mask Thickness = 4.000 | Stack Up Thickness = 62.669 | Stack Up Thickness with Soldermask = 66.669 | Stack Up Cost = 0.00 |

Impedance ID	Impedance Signal Layer	Structure Name	Ref. Plane 1 in Layer	Ref. Plane 2 in Layer	Lower Trace Width (W1)	Trace Separation (S1)	Ground Strip Separation (D1)	Calculated Impedance	Target Impedance	Tol (+/- %)
1	1	Edge Coupled Coated Microstrip 1B	2	0	5.600	6.390	0.000	89.990	90.000	10.000
2	3	Offset Stripline 1B1A	2	4	4.600	0.000	0.000	50.000	50.000	10.000
3	3	Edge Coupled Offset Stripline 1B1A	2	4	3.930	8.000	0.000	99.990	100.000	10.000
4	5	Offset Stripline 1B1A	4	7	5.980	0.000	0.000	50.010	50.000	10.000
5	5	Edge Coupled Offset Stripline 1B1A	4	7	3.920	6.050	0.000	99.990	100.000	10.000
6	6	Offset Stripline 1B1A	4	7	5.980	0.000	0.000	50.010	50.000	10.000
7	6	Edge Coupled Offset Stripline 1B1A	4	7	3.920	6.050	0.000	99.990	100.000	10.000
8	8	Edge Coupled Offset Stripline 1B1A	7	9	3.930	8.000	0.000	99.990	100.000	10.000

StackName: Master	Version:	Revision:	Modification:	Date of Revision:	Editor	Page 1/2	
Date:	Associated Documents:						
Author: HG							
Department:							
Site:							

Impedance ID	Impedance Signal Layer	Structure Name	Ref. Plane 1 in Layer	Ref. Plane 2 in Layer	Lower Trace Width (W1)	Trace Separation (S1)	Ground Strip Separation (D1)	Calculated Impedance	Target Impedance	Tol (+/- %)	
9	8	Offset Stripline 1B1A	7	9	4.600	0.000	0.000	50.000	50.000	10.000	
10	10	Edge Coupled Coated Microstrip 1B	9	0	5.600	6.390	0.000	89.990	90.000	10.000	

Notes

StackName:	Version:	Revision:	Modification:	Date of Revision:	Editor	Page 2/2	
Date:	Associated Documents:						
Author: HG							
Department:							
Site:							